Demo

ASIC Design Verification Engineer

Cornelis Networks, Inc.
Chesterbrook, PA Full Time
POSTED ON 1/2/2025 CLOSED ON 2/2/2025

What are the responsibilities and job description for the ASIC Design Verification Engineer position at Cornelis Networks, Inc.?

Cornelis Networks is a technology leader delivering purpose-built, high-performance fabrics accelerating High Performance Computing, High Performance Data Analytics, and Artificial Intelligence workloads in the Cloud and in the Data Center.

 

The company’s products enable scientific, academic, governmental, and commercial customers to solve some of the world’s toughest challenges by efficiently focusing the computational power of many processing devices at scale on a single problem, simultaneously improving both result accuracy and time-to-solution for their most complex application workloads. Cornelis Networks delivers its end-to-end interconnect solutions worldwide through an established set of server OEM and channel partners.

 

Cornelis Networks is hiring Mid-Level and Senior ASIC Verification Engineers with advanced skills and knowledge in key areas required to verify world-class SoCs to be deployed in high performance computing, high performance data analytics, and artificial intelligence interconnect solutions. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC design, emulation and post-silicon teams towards creating a first-pass silicon success.

 

Key Responsibilities:

  • Participate in ground up development of UVM environments to verify RTL at block, unit, and SoC levels
  • Develop and execute functional tests according to verification test plans
  • Instrument TB for functional and code coverage and drive to closure based on the coverage metrics
  • Collaborate with cross-functional teams like design, software, emulation and silicon validation teams towards ensuring the highest design quality

 

Minimum Qualifications:

  • B. S. Degree in Computer Engineering, Computer Science, or Electrical Engineering
  • 5 years of post-college experience with the following:
    • Writing code using System Verilog Language
    • Verification for complex SoCs that include multiple clock and reset domains, using VCS or equivalent simulation tools
    • Debugging fails to the line of RTL, closing out bug fixes, using Verdi or equivalent debug tools
  • Experience in ground up testbench development
  • Experience with revision control systems like Git or SVN etc.

 

Preferred Qualifications:

  • M. S. Degree in Computer Engineering, Computer Science, or Electrical Engineering
  • One or more scripting languages (TCL, Python, Perl, Shell-scripting)
  • Track record of first-pass success in ASIC and Systems

 

Job Location:

For this position, Cornelis Networks fully supports remote employees who live within the United States and can travel to our corporate offices in Chesterbrook, PA periodically for in-person collaboration.

 

Cornelis Networks is an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law.

 

Cornelis Networks does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.

ASIC Engineer, Design Verification
Meta -
Austin, TX

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a ASIC Design Verification Engineer?

Sign up to receive alerts about other jobs on the ASIC Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$110,730 - $135,754
Income Estimation: 
$128,617 - $162,576
Income Estimation: 
$117,033 - $148,289
Income Estimation: 
$90,032 - $105,965
Income Estimation: 
$111,859 - $131,446
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$122,763 - $145,698
Income Estimation: 
$86,680 - $110,316
Income Estimation: 
$110,730 - $135,754
Income Estimation: 
$117,033 - $148,289
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$136,611 - $163,397
Income Estimation: 
$135,163 - $163,519
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$150,859 - $181,127
Income Estimation: 
$110,730 - $135,754
Income Estimation: 
$128,617 - $162,576
Income Estimation: 
$117,033 - $148,289

Sign up to receive alerts about other jobs with skills like those required for the ASIC Design Verification Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Business Requirement Gathering Skill

    • Income Estimation: $110,400 - $142,096
    • Income Estimation: $114,981 - $143,201
  • Data Mapping Skill

    • Income Estimation: $115,719 - $153,093
    • Income Estimation: $122,257 - $154,284
This job has expired.
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Cornelis Networks, Inc.

Cornelis Networks, Inc.
Hired Organization Address Chesterbrook, PA Full Time
Cornelis Networks is a technology leader delivering purpose-built, high-performance fabrics accelerating High Performanc...

Not the job you're looking for? Here are some other ASIC Design Verification Engineer jobs in the Chesterbrook, PA area that may be a better fit.

ASIC Design Verification Engineer

myGwork - LGBTQ Business Community, Redmond, WA

AI Assistant is available now!

Feel free to start your new journey!