The Senior ASIC Design Engineer participates in all phases of physical design including floor planning, clock synthesis, timing optimization and signal integrity. Responsible for the digital design of integrated circuits and related development. Being a Senior ASIC Design Engineer requires knowledge of tools such as BIST, Verilog, IDDQ, and IC Design scripting language. Generates functional and design specifications, defines module interfaces, conducts design reviews and participates in design implementation. In addition, Senior ASIC Design Engineer requires a bachelor's degree. Typically repo ...rts to manager. Being a Senior ASIC Design Engineer work is generally independent and collaborative in nature. Contributes to moderately complex aspects of a project. Working as a Senior ASIC Design Engineer typically requires 4 -7 years of related experience.More Show Less
Create an Alert for Senior ASIC Design Engineer Jobs
Create a Job Alert
Get notified when new Senior ASIC Design Engineer jobs are posted
WHAT YOU DO AT AMD CHANGES EVERYTHING. We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most impo...
Senior ASIC Design Engineer. Department. Hardware Engineering. Employment Type. Full Time. Location. San Jose, CA. Compensation. $150,000 - $180,000 / year. Description. Cepton, a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and partnering close...
Position Responsibilities : Designing and implementing video compression logic, image processing logic, vector processing and neural network accelerator logics, processor cores, and memory sub-system in Verilog and System Verilog.Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages.Synthesize and optimize RTL for timing, area and power.Developing front-end methodologies ...
